



#### DISCLAIMER



#### This is a talk about work that is still in progress!





## **NETLIST REVERSE ENGINEERING**

#### Motivation:

• You are here.

#### **Problem:**

- Loss of information during synthesis
- Size and Complexity

#### Solution:

- So far mostly hand crafted algorithms
- What about machine learning?



Input: Device / Bitstream

#### Step 1: Netlist Recovery

 $\rightarrow$  **Output:** Gate-Level Netlist (*sea-of-gates*)

#### Step 2: Word-Level Reconstruction

→ Output: Word-Level Netlist (sea-of-modules)

#### Step 3: Algorithmic Recovery

→ Output: Algorithmic Description

#### Step 4: High-Level Sensemaking

→ Output: High-Level Understanding

**Result:** Potential IP-Theft



# MACHINE LEARNING FOR NETLIST REVERSE ENGINEERING

- Machine Learning achieved impressive results in recent years for:
  - Images
  - Text



REVISITING GRAPH NEURAL NETWORKS FOR NETLIST REVERSE ENGINEERING | SIMON KLIX | MPI-SP



# MACHINE LEARNING FOR NETLIST REVERSE ENGINEERING

- Machine Learning achieved impressive results in recent year for:
  - Images
  - Text
- Netlists are very unstructured/heterogeneous

#### Solution:

 A special type of machine learning model called Graph Neural Networks (GNNs)











Message Aggregation

REVISITING GRAPH NEURAL NETWORKS FOR NETLIST REVERSE ENGINEERING | SIMON KLIX | MPI-SP





Feature Update









**Final Query** 

REVISITING GRAPH NEURAL NETWORKS FOR NETLIST REVERSE ENGINEERING | SIMON KLIX | MPI-SP

## WHY REVISTING?

#### **Identified Research Opportunities:**

- Application to real-world netlists •
- Workflow to all technologies / gate libraries •
- Cover more aspects of netlist RE •

#### ReIGNN: State Register Identification Using Graph Neural Networks for Circuit Reverse Engineering

Subhajit Dutta Chowdhury, Kaixin Yang, Pierluigi Nuzzo Ming Hsieh Department of Electrical and Computer Engineering. University of Southern California, Los Angeles, CA (duttacho, kaixinya, nuzzo) Joue.edu

CNN-RF: Graph Neura	Ins and systems, vol. 41, no. 8, audoust 2022 248	is tion of the state registers followed iM) extraction step, which recovers (STG) [10]–[13] of the circuit of the state registers is, therefore,	
<ul> <li>Engineering of Gate-Level Netlists</li> <li>Lilas Alabie<sup>®</sup>, Mender, IEE, Abraji Sengapie<sup>®</sup>, Monber, IEE, Jahan Kuchal<sup>®</sup>, Mender, IEEE,</li> <li>Satavik Frankl<sup>®</sup>, Monder, IEEE, Mana Sale<sup>®</sup>, Senior Mender, IEEE,</li> <li>Baker Mohamma<sup>®</sup>, Senior Monder, IEEE, Mana Sale<sup>®</sup>, Senior Mender, IEEE,</li> <li>and Organ Sitamagle<sup>®</sup>, Senior Mender, IEEE,</li> </ul>		on of a correct FSM. even proposed to identify the state ign. Techniques like RELIC [14] used on the detection of similari- s of the registers' famin circuits, pend on fine-tuning of a set of for each circuit to achieve high to information is available about s challenging to converge on the 1 lead to the best result. Moreover, thisigues varies polynomially with	
			Alsoner-This werk istratives a generic, method learning (NL)-absord piletime for functional error empiricing REO and drawn, four proposed piletime (NL)-8E leverages the notion of stratistic constraints and the stratight of the stratight the boundaries between the models or addressed and the method strategiest of the stratistic constraints and learning the stratight of the stratight of the learning strategiest of the stratistic constraints and error strategiest of the stratistic constraints and the learning strategiest of the strategiest of the error strategiest of the strategiest of the strategiest error strategiest of the strategiest of
Index Termis-Gate-level netlist, graph neural networks (GNNs), hardware security, machine learning (ML), reverse engineering (RE). Manuscript received 27 Ostober 2020; envirol 16 June 2021; accepted 10 Autom 8020. Date of mblicking 7 Sortesber 2021 date of current ver-	the nettist can also be reverse engineered directly from the layout data (GDSII file), as illustrated by the black dashed lines in Fig. 1 (11). The second stage is functional RE, i.e., ascertaining the functionality of the chip/GDSII (steps $\mathfrak{G}$ and $\mathfrak{G}$ in Fig. 1). Further details are discussed in [12]-[15]. In this work, we focus on functional RE (black dashed ber	new network. Finany, we perform thist and, specifically, identification ionents that include registers in the e accuracy of the GNN and rectify ary, this paper makes the following	
cim 18 July 2022. This work was supported to put by the High-Performance Computing resources at Baldia University and India (WVAD). This action (CSU) at New York University Adv Baldia (Wester) and Adv East Advances and Advances and Advances and Advances and Calitar Advances. Link Advances with the Systems on Chip Carter, Baldia University Link Advances with the Systems on Chip Carter, Baldia University University Advances and Advances and Advances and Advances Distances and Advances and Advances and Advances and Mitrage States and Advances an	In Fig. 1). Prior ant typically applies the following work floor firsts, as of conditate subvirsing is entrancist, e.g., by par- titizing the netlisi, and then each subvirsion is halveds, e.g., by performing exhaustive formal verification against compo- nents from a golden library [16]-[19]. These works have the following limitations: 1) extracting all the relevant candidate subvirsionity and checking each candidate by formal verification is a time-community precedent. The performance and accuracy	I efficient extraction of a set of and register in a netlist to capture rell as comectivity properties. arning-based methodology which	
c) and	of such an approach depend heavily on the constructed golden library and 2) such techniques cannot identify any variants of design components in the golden library [20]. <sup>1</sup> /ITs are multi-source recent modifications that can be immedieed during fab- notics, or by million implyers alture (das historians (2). The goant diplo- tics, or by million implyers alture (das historians (2). The goant diplo- tions, or by million implyers alture (das historians (2). The goant diplo- tions of the source das historians (2). The goant diplot-	12 UTC from KEE Japane. Investmenne apply	
Digital Object Identifier 10.1109/TCAD 2021.3110807	processed on the chip [3].		

1937-4151 (S) 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE | See https://www.ieee.org/publications/rights/index.html for more information.

IEEE TRANSA

Authorized licensed use limited to: Max Planck Institute for Security and Privacy, Downloaded on March 14,2025 at 14:32:16 UTC from IEEE Xplone. Restrictions apply

Easier to reproduce •

# **GNNS FOR NETLIST REVERSE ENGINEERING**

Integration into existing open-source infrastructure allows:

- Reusing general purpose parser and existing gate libraries
- Easy pre- and postprocessing
- Possibility to add different features and labels
- Collaboration and reproducability









# **GNNs for Netlist Reverse Engineering**

**Research Question I:** What features can we use to annotate our gates with and which ones are the most effective?

- Features used so far include:
  - Gate types
  - Connection to global IO
  - Graph centrality metrics
- Features we want to experiment with:
  - Distance to other elements in the netlist
  - Physical Placement on the chip





# **GNNs for Netlist Reverse Engineering**

**Research Question II:** What netlist reverse engineering problems are we able to solve with GNNs and to what extent?

- Problems considered in academia include:
  - Control logic identification
  - Arithmetic logic identification
- Problems we want to try and solve:
  - Register identification
  - Bitorder reconsturction





# **GNNs for Netlist Reverse Engineering**

**Research Question III:** How can we train robust models with minimal manual labelling and limited access to netlist designs.

- We try to leverage synthetic data
  - Amount of hardware primitives is finite
  - Framework that generates complex netlists with characteristics similar to real netlists
  - When being in control during design we can insert labels into the RTL



# **GNNS FOR NETLIST REVERSE ENGINEERING**

#### **Envisioned workflow:**

- Extract netlist from target
- Create gate library for target
- Create (resynthesize) dataset for target gate library
- Retrain models for specific target





# How is it Going?

Experiments running at the moment showing promising results:

- Reproducing and generalizing existing work
- Register grouping (95% accuracy on synthetic and real data)

Experiments where we are still unsure about feasibility:

• Bitorder reconstruction (currently around 70% accuracy)





# How is it Going?

Learnings so far:

- Deeper message propagation for netlist reverse engineering can lead to performance increase
- More expressive models indicate higher quality results
- Currently no performance discrepancy between ASIC and FPGA







0 0

0 0

0 0

0 0

0 0

0 0

0 0

0 0 0 0

0 0

0 0

0 0

0 0

0 0

0 0

0 0

